I have tried to write a driver (in the kernel) that interrupts every time the data received from the ADC is ready to be read (Analog to digital conversion is done). The problem is that sometimes the interrupts are not triggered, I guess because it interferes with other interrupts. I want to configure the ELC (End of Last Conversion) interrupt request to be FIQ to solve this problem. I searched for days the internet but couldn't find a solution to how to configure an interrupt to be FIQ.

This post is the closest topic I have found that can help me find out how to configure an interrupt to be FIQ - https://stackoverflow.com/questions/32194264/bcm2708-rpi-rasbpian-fiq-not-triggered.


Your Answer

By clicking “Post Your Answer”, you agree to our terms of service, privacy policy and cookie policy

Browse other questions tagged or ask your own question.